In today's podcast we talk to Ken Karnofsky, Senior Strategist for Signal Processing Applications at MathWorks, who is speaking with us about the HDL Coder and the HDL Verifier. The HDL Coder allows engineers to implement FPGA and ASIC designs from the widely used MATLAB language. The HDL Verifier includes FPGA hardware-in-the-loop capabilities for testing FPGA and ASIC designs.
Hosted by Janine E. Mooney, No Strings Attached - Your Wireless Broadcast is Wireless Design and Development's web-based interview show where we talk about the latest wireless technology, components, and design issues for the wireless design engineering community.
Here is another link to the podcast in case the playback button is not working: Ken Karnofsky 
Here is a recent article on MathWorks efforts:
MathWorks Introduces HDL Code Generation for MATLAB
MathWorks announced HDL Coder, which automatically generates HDL code from MATLAB, allowing engineers to implement FPGA and ASIC designs from the widely used MATLAB language. MathWorks also announced HDL Verifier, which includes FPGA hardware-in-the-loop capabilities for testing FPGA and ASIC designs. With these two products, MathWorks now provides HDL code generation and verification across MATLAB and Simulink.
“Engineers everywhere use MATLAB and Simulink to design systems and algorithms,” said Tom Erkkinen, embedded applications and certification manager, MathWorks. “Now, with HDL Coder and HDL Verifier, they no longer have to manually write HDL code or test benches to develop FPGA and ASIC designs.”
HDL Coder generates portable, synthesizable VHDL and Verilog code from MATLAB functions and Simulink models that can be used for FPGA programming or ASIC prototyping and design. As a result, engineering teams can now immediately identify the best algorithm for hardware implementation. Traceability between Simulink models and generated HDL code also supports the development of high-integrity applications that adhere to DO-254 and other standards.
“HDL Coder offers integration with Xilinx ISE design suite, creating a pushbutton workflow that makes it easy for algorithm developers who use MathWorks products to target Xilinx FPGAs,” said Vin Ratford, Sr. Vice President Worldwide Marketing and Business Development, Xilinx. “This integration also provides our mutual customers access to a broad portfolio of Xilinx optimized IP from within HDL Coder that further accelerates their productivity.”
HDL Verifier now supports FPGA hardware-in-the-loop verification for Altera and Xilinx FPGA boards. HDL Verifier provides co-simulation interfaces that link MATLAB and Simulink with Cadence Incisive, Mentor Graphics ModelSim, and Questa HDL simulators. With these capabilities, engineers can rapidly verify that their HDL implementation matches their MATLAB algorithms and Simulink system specifications.
“As adoption of FPGAs continues to grow across industries, designers need a way to bridge the verification gap from system models to FPGA design,” said Vince Hu, vice president of product and corporate marketing at Altera. “HDL Verifier links system models to FPGA designs and enables engineers to perform FPGA hardware-in-the-loop verification with Altera FPGAs and Simulink. This workflow shortens verification cycles and helps engineers gain greater confidence in their silicon implementations.”
For additional information, visit www.mathworks.com .
March 12, 2012