Efficiency-shaping Features Save Power from Lowest to Highest Loads
Tue, 11/16/2010 - 7:21am
CHiL Semiconductor Corporation announces a breakthrough in high efficiency computing voltage regulator (VR) solutions for CPU, GPU, and DDR applications. Now configured to optimize efficiency from the lowest idle state to the highest operating state of today's high performance server, graphics and desktop solutions, CHiL's next generation true-digital power algorithms have increased efficiency up to 15 percent, especially at low loads. When applied to server class products, CHiL's efficiency-improving techniques can save up to 85 watts per server card at peak operation, and 40 watts during typical operation. In data centers that operate 24/7, this translates to annual savings of 350 to 700kWh per board, resulting in significantly reduced power, heat and operating costs. Throughout the entire operating range, CHiL's variable gate drive algorithm adjusts the gate drive voltage to minimize gate drive losses at low operating loads, and optimize conduction losses at high loads. In idle state, CHiL's proprietary discontinuous-mode operation requires no sensing circuitry and can be configured digitally to optimize performance. In low current modes, the automatic dynamic phase control optimizes the number of operation phases to minimize power losses. Simultaneously, the non-linear digital transient response, known as adaptive transient algorithm, or ATA, can easily respond to the processor, instantly increasing its load. CHiL true-digital algorithms can be applied to readily available off-the-shelf components, and do not rely on specific, often costly, semiconductor products to achieve these exceptional power savings.