Product Releases

Memory Interfaces

Tue, 07/17/2007 - 9:05am
Lattice Semiconductor Corporation announces FPGA support and performance for HyperTransport™ technology and three popular memory interfaces. The LatticeSC™ and LatticeSCM™ FPGA families (collectively, the "LatticeSC/M" families) now support HyperTransport technology at rates up to 1600 Mb/s, QDRII+ rates up to 750 Mb/s, RLDRAM® II rates of 800 Mb/s and DDR2 interface speeds of 667 Mb/s. HyperTransport technology and the memory interfaces are implemented using the LatticeSC/M families’ PURESPEED™ I/O technology. The memory controller IP (intellectual property) is implemented in Lattice’s low power Masked Array for Cost Optimization (MACO™) structured ASIC technology. 503-268-8000     

Share this Story

You may login with either your assigned username or your e-mail address.
The password field is case sensitive.