

Programmable Clock Dividers



The SY89871/2/3/4/5/6 are precision 2.5 V and 3.3 V high speed LVPECL and LVDS programmable clock dividers. Whether the input signal is AC-coupled or DC-coupled, no external components are required in the signal path to interface with the family. Within-device skew is less than 15 ps; rise and fall times are less than 250 ps. The family features a total jitter of less than 10 ps(pk-pk) over temperature and voltage.

www.micrel.com; (510) 476-5963

Source URL (retrieved on 01/26/2015 - 10:56pm):

<http://www.wirelessdesignmag.com/product-releases/2003/07/programmable-clock-dividers>