Advertisement
News
Advertisement

A New Multi-Bit 'Spin' for MRAM Storage

Tue, 07/22/2014 - 12:59pm
American Institute of Physics

This graph depicts measured signal during a reading operation for all eight possible states of a 110-nm, 3-bits, self-referenced MRAM cell. (Quentin Stainer)

A France-US research team's new spin on MRAM technology led to a multi-bit storage paradigm that may rival flash memory storage
           
Washington D.C., June 22, 2014 -- Interest in magnetic random access memory (MRAM) is escalating, thanks to demand for fast, low-cost, nonvolatile, low-consumption, secure memory devices. MRAM, which relies on manipulating the magnetization of materials for data storage rather than electronic charges, boasts all of these advantages as an emerging technology, but so far it hasn't been able to match flash memory in terms of storage density.

In the journal Applied Physics Letters, from AIP Publishing, a France-U.S. research team reports an intriguing new multi-bit MRAM storage paradigm with the potential to rival flash memory.

Increasing the density of memory devices is highly desirable and can be accomplished via a variety of methods. One way is by reducing the patterning dimensions, which leads to an increased number of memory cells per unit surface. Another approach involves increasing the storage capacity of each individual cell -- aka "multi-bit storage."

"Multi-bit storage is typically achieved in MRAM technology by measuring the multiple voltage levels corresponding to various magnetic configurations," explained Quentin Stainer, lead author of the paper and a Ph.D. student at SPINTEC/CEA, a research institute for electronics and information technologies located in Grenoble, France, and also affiliated with Crocus Technology, a France- and U.S.-based firm that develops magnetically enhanced semiconductor technologies.

At the heart of the team's work is Crocus Technology's proprietary Magnetic Logic Unit (MLU) technology, which enables the researchers to remotely control a sensor to probe these configurations. "By identifying key features of the electrical responses we obtain, typically known as 'extrema points,' we can infer the stored information," Stainer said.

The highlight of their work was the "unambiguous demonstration of the feasibility of our method, with as much as 3 bits per unit cells, and recently up to 4 bits, obtained on 110-nanometer-wide devices," he noted.

It's also worth noting that the team says their storage paradigm should be able to provide an increased robustness and tolerance to process variability, which will make it easier to produce devices based on this technology for industrial applications.

"Our work will enable the development of products for a wide range of applications including, but not limited to, secure data storage for connected devices -- such as smart card, content-addressable memory for Internet routers, as well as high-performance, high-density, and high-temperature memory," Stainer said.

The team's next step? Developing a fully functional multi-bit MLU memory product to further demonstrate the industrial viability of their storage paradigm. "New memory paradigms derived from this work are also under development -- with potential multi-bit capacities of up to 8 bits per single cell," he added.

For more information, visit www.aip.org.

Topics

Advertisement

Share this Story

X
You may login with either your assigned username or your e-mail address.
The password field is case sensitive.
Loading