Wireless Design & Development

Now on Wireless Design & Development
Next Generation Wireless IP Networking Applications
How US Design Engineers Can Meet Global Legislation Challenges...
Low Cost FPGA-Based HD/SD SDI Transceivers
Addressing the Challenges in the Design of High-Performance FOTA...

Search

Subscribe







Get wireless design headline news and products - Sign up now!
Product Release

E-mail for more information

Company's other products

E-mail to a colleague

See similar products

Printer friendly format

Address Increasing Complex Chip Design

Cadence Design Systems, Inc. recently announced that fundamental new technologies have been integrated into the Cadence® Incisive® Enterprise verification family. These new additions enable engineering teams to address increasingly complex chip design for products such as multi-mode cell phones, gaming consoles and HD-DVD players. Incisive technologies now offer support for the newly developed Open Verification Methodology (OVM), a powerful new aspect-oriented generation engine, and the second generation of Cadence transaction-based acceleration (TBA) with native support of multiple testbench languages and numerous productivity enhancements. The new aspect-oriented generation engine leverages aspect-oriented programming (AOP) architected testbenches to improve performance and scalability. These major enhancements to the Cadence Incisive Specman®, Incisive Enterprise Simulator, and the Incisive Palladium® and Xtreme® hardware acceleration/emulation systems are in addition to numerous productivity enhancements.

Incisive Enterprise Simulator and Incisive Specman feature a new aspect-oriented generation engine targeted for advanced verification specialists executing complex, aspect-oriented sequences against large designs. The new engine increases performance by nearly five times for e-based verification environments.

Support for Open As design complexity escalates, building and debugging verification testbenches becomes increasingly difficult. The mixed-language Incisive Enterprise Simulator now supports the Open Verification Methodology and its underlying class library, which significantly reduces the time it takes to create SystemVerilog verification environments and ensures code portability and reuse. This results in improved overall team productivity and greater predictability in the verification process. In addition, enhanced class-based debug utilities help manage the complexity of object-oriented testbench code. A new multi-language verification builder utility enables users to leverage existing templates, rapidly configure verification IP and accelerate early testbench development.

"Paradigm Works requires a robust, comprehensive solution when we deliver SystemVerilog-based chip design and verification services," said Michael Hoyt, President and CEO of Paradigm Works. "Cadence Incisive Enterprise Simulator delivers the open class-based methodology, advanced debug, and powerful generation we need in our projects. We are using SystemVerilog with Cadence's latest simulation software to raise the verification efficiency of both our engineers and those of our customers.

The Incisive Enterprise verification family delivers new capabilities to improve the productivity for system-level verification using Xtreme and Palladium hardware acceleration/emulation systems. A new version of Cadence TBA is compliant with the Accellera SCE-MI 2.0 draft standard, ensuring automation, ease of use and platform portability while delivering high performance. TBA 2.0 helps design and verification teams reduce their verification time by providing new infrastructure and guidelines to support reusable accelerated verification environment. The new TBA version combines methodology and product delivery with a number of features that simplify the creation and debugging of transaction-based verification environments and verification IP, including: a native multi-language transaction-level modeling interface, automatic variable-length messaging, constraint randomization, automated transaction-level recording and powerful signal/transaction-level debugging capabilities.

"Cadence continues to introduce innovative technology coupled with advanced methodologies that address the needs of the most advanced verification teams," said Jim Miller, Cadence executive vice president. "The new offerings in the Incisive Enterprise verification family enable our users to handle designs containing hundreds of millions of logic gates.

More information about the Incisive® Enterprise verification family is available at www.cadence.com.


Cadence Design Systems
http://www.cadence.com/contact.html

© 2012 Advantage Business Media




Advantage
Business Media
Part Search





Powered by


Terms Of Use


Latest Releases

CHiL Digital PWM Controllers Delivers Smallest Footprint New devices meet Intel VR12 and VR12.5, and AMD SVI1 and SVI2 specifications, and support multiphase designs from 1 to 8 phases.  


7800 MHz High Frequency, High Volume Frequency Synthesizer The LX-7800 Frequency Synthesizer from EM Research operates a fixed-frequency of 7800 MHz and features low power consumption and exceptionally-low phase noise (<-92 dBc/Hz @ 10 KHz).  


RTD Probe Assemblies with Built-in Programmable Microprocessor Based Transmitters An innovative new line of compact RTD assemblies with built-in programmable microprocessor based transmitters is now available from Tel-Tru Manufacturing Company, a premier supplier of temperature and pressure instrumentation.  












ECN Manufacturing.net Wireless Design & Development Product Design & Development MDT Medical Design Technology
Advantage Business Media

Top Stories and Headlines
EVERY DAY!

FREE Email Newsletter