E-mail for more information Company's other products E-mail to a colleague See similar products Printer friendly format

Cadence Design Systems announcesthe Incisive™ Formal Verifier, extending the power of formal analysis to designers' desktops. Combined with Cadence simulation, acceleration and emulation technologies, the Incisive Formal Verifier enables designers to improve the productivity and quality of functional verification earlier in the design and verification process. An integral part of the Incisive verification platform's assertion-based verification (ABV) offering, formal analysis does not require a set of test vectors, which means functional bugs can be detected months before testbench development and simulation. Incorporating the analyzer into verification flows can help minimize silicon re-spins. Formal analysis methods can statically expose corner-case functional bugs. Incisive Formal Verifier employs the same set of assertions supported across the entire Incisive platform. With this broad support, designers can begin writing and verifying assertions using formal analysis prior to simulation. The product supports designs using Verilog, SystemVerilog, VHDL and mixed-language environments, with assertions written in PSL and SVA, or using OVL and the Incisive Assertion Library.
Cadence Design Systems, Inc.

Cadence Design Systems
Public Relations
2655 Seely Ave.
San Jose, CA, 95134